7

8

1

2

3

1

2

3

1

2

3

4

5

6

CLAIMS

We Claim:

1	 A method of improving yield in a multiple way
2	associative cache memory having a plurality of cache blocks
3	each corresponding to one of the multiple ways, the method
4	comprising:

determining whether a defect exists in any of the cache blocks; and

for each way, selectively disabling the way if the corresponding cache block is defective.

- 2. The method of Claim 1, further comprising: for each way, storing a way select value indicative of whether the corresponding cache block is defective.
 - 3. The method of Claim 1, further comprising: operating the remaining, non-disabled cache blocks as a less-associative cache memory.
- 4. The method of Claim 1, wherein during a cache read operation the disabling step comprises:

forcing a comparison between a requested tag address and tags corresponding to cache lines in the disabled cache block to a mismatch condition so that the disabled cache block is not selected for the cache read operation.

- 1 5. The method of Claim 4, wherein the forcing step comprises:
- comparing the requested tag address with tags corresponding to the disabled cache block;
- generating, for each cache block, a match signal indicating the results of the comparing step; and

P4952 12

7	gating the match signals with corresponding way
8	select values to selectively force the mismatch condition
9	for comparison results corresponding to the disabled cache
10	block.
1	6. The method of Claim 4, wherein during a cache write
2	operation the disabling step comprises:
3	configuring a cache replacement algorithm to never
4	select the disabled cache block.
1	7. A method of improving yield in an N way associative
1	cache memory having N cache blocks corresponding to the N ways
2	
3	the method comprising: determining whether a defect exists in a cache block
4	
5	disabling the cache block if there is a defect in the
6	cache block; and
. 7	operating the remaining cache blocks as an N-1 way
8	associative cache memory.
1	8. The method of Claim 7, further comprising:
2	storing a plurality of way select values, each
3	indicating whether a corresponding cache block is to be
4	disabled.
7	9. The method of Claim 8, wherein during a cache read
1 2	operation the disabling step comprises:
3	forcing a tag comparison corresponding to the
	disabled cache block to a mismatch condition.
4	disabled Cacile brock to a mismacen condition.
1	10. The method of Claim 9, wherein the forcing step
2	further comprises:
3	comparing a requested tag address with tags

13 P4952

5

4	corresponding to the disabled cache block;
5	generating a match signal in response to the
6	comparing step; and
7	gating the match signal with a corresponding way
8	select value to selectively force the mismatch condition.
1	11. A multiple-way associative cache memory, comprising:
2	a plurality of cache blocks, each having a number of
3	cache lines to store data;
4	a plurality of tag arrays, each storing a number of
5	tags for associated data in a corresponding one of the
6	plurality of cache blocks; and
7	select means connected to both the cache blocks and
8	the tag arrays, the select means configured to selectively
9	disable one or more of the plurality of cache blocks.
1	12. The cache memory of Claim 11, wherein the select
2	means comprises:
3	a plurality of memory devices, each for storing a way
4	select value for a corresponding cache block;
5	a plurality of gating circuits, each having a first
6	input terminal coupled to receive a match signal from a
7	corresponding tag array, a second input terminal coupled
8	to receive a corresponding way select value, and having an
9	output terminal to provide a gated match signal for a
10	corresponding cache block.
1	13. The cache memory of Claim 12, further comprising:
2	an encoder circuit having a plurality of input
3	terminals coupled to receive the gated match signals for
4	corresponding cache blocks, and having an output terminal

P4952 14

to provide a select signal; and

- a multiplexer having a plurality of input terminals coupled to receive data from corresponding cache blocks, an output terminal to provide output data, and a control terminal to receive the select signal.
- 1 14. The cache memory of Claim 13, wherein the select 2 signal selects which cache block provides its data as the 3 output data.
- 1 15. The cache memory of Claim 13, wherein the way select 2 signals selectively disable corresponding cache blocks by 3 forcing corresponding match signals to a mismatch condition.
- 1 16. The cache memory of Claim 12, wherein the memory 2 devices comprise fuses.
- 1 17. The cache memory of Claim 12, wherein the gating 2 circuits comprise AND gates.

P4952 15